Hi:
I want to know how to set the serial number and can I download the program with JTAG ? Thanks
↧
How to set the serial number and What is the download interface
↧
TINA/Spice/TPS7H1101A-SP: TINA/Spice/TPS7H1101A-SP:
Part Number:TPS7H1101A-SP
Tool/software:TINA-TI or Spice Models
Does the PCL pin voltage follow the output current or just outputs the reference voltage like the simulation model? The datasheet implies it should follow the output current scale by the provided equation. Also, output noise measured by a HP3495A is not correct. The HP3495A is a scanner not a spectrum analyzer. Slvu944a references a “Output Noise Measurement Setup” document but provide no link or document number.
↧
↧
TIDA-00164: About the transformer spec and +6V_ISO & +18V_ISO
Part Number:TIDA-00164
Hi there:
My customer would like to double check the 6V_ISO & 18V_ISO whether will over the spec of transformer (T1), they since like find the SEC side 5V/100mA (https://katalog.we-online.de/ctm/datasheet/750342178.pdf ) notification there.
↧
WEBENCH® Tools/TPS40210: Webench has problems with SEPIC design
Part Number:TPS40210
Tool/software: WEBENCH® Design Tools
I would like to design a SEPIC converter with Webench and the TPS40210 (though I'm open to other IC options). But, even though I can click on & start a TPS40210"SEPIC" design - I run into two major problems with Webench:
1) The output range can't be specified. Webench only allows a fixed (single) output & not an output range. In my case Vin range: 41-43V and Vout Range: 12V-160V
2) Even though I selected a SEPIC topology to design with - and because Webench only allow 1 output voltage... I put in 160V (the max) - it automatically went for a Boost configuration...
But there is more - before I could get Webench to do any of this - I needed to get around the error message that tells me that 'The output needs to be > VIN,min and <VIN,max.' Wait a minute... 1st of all, the way the design parameters are entered... this is a BOOST. So the VOUT needing to be < VIN,max is just plain wrong.
Questions: Is there a way to enter a Vout (min-max) range? And, is there a way to fix the converter topology (i.e. disallow other topologies, like 'boost')?
One other observation - once I was able to get Webench to generate a family of 'buck-boost' options (even with the 'Isolated Output' selector in the disabled position), it provided me with All Isolated Flyback options.
I have attached a snapshot of the problem.
Looking forward to your work-around.
(Please visit the site to view this file)
↧
TINA/Spice/LMZ31710: Having issues with simulation of model.
Part Number:LMZ31710
Tool/software:TINA-TI or Spice Models
I am new to Tina, but watched quite a few video's and read a bit about it. I got the .lib from TI website and used the macro wizard to create the .tsc file for the LMZ31710. I am trying to perform some basic simulations and seems like i keep getting an error that a pin is not connected. Looks like its flagging a line in the netlist. Any help will be much appreciated.
(Please visit the site to view this file)
↧
↧
TIDA-00254: Can I use other manufacture cameras instead of point grey camera?
Part Number:TIDA-00254
The reference design supply the cameras that can be used, which is point grey FlyCapture2 or Microsoft LifeCam Cinema.
Can I use other cameras instead of the two above cameras?
If the camera can be replaced, what's the requirements should be meeted?
Thanks,
↧
TIDA-00254: Could you supply supports in site?
Part Number:TIDA-00254
We are preparing to develope structed light camera with DLPLCR4500EVM,
Maybe encounter some issues from hardware or software, so some supports are needed.
Could you supply technology support in site if we require?
Thanks,
↧
WEBENCH® Tools/LM5000: Not able to Simulate Circuit with LM5000 in workbench.
↧
TIDA-01168: Poles&Zero compensation strategy for digital outer voltage control loop
Part Number:TIDA-01168
Hello,
im currently working on an bidiretional converter 12/48V 3KW 4phases. Im using the LM5170 as inner current loop compensator and want to use the TMS320F28027F Launchpad as outer voltage loop control.
The inner current loop controller is perfectly described by TI an the poles&zero placement is well documented for the transconductance amplifier.
But now to my problem:
I reverse calculated w_cp0 , w_cp1 and w_cz1 with:
B_0 = (T_s*w_CP0*w_CP1*(2+T_s*w_CZ1))/(2*(2+T_s*w_CP1)*w_CZ1);
B_1 = (T_s^2*w_CP0*w_CP1)/(2+T_s*w_CP1);
B_2 = (T_s*w_CP0*w_CP1*(-2+T_s*w_CZ1))/(2*(2+T_s*w_CP1)*w_CZ1);
A_1 = 4/(2+T_s*w_CP1);
A_2 = (-2+T_s*w_CP1)/(2+T_s*w_CP1);
and for B_0 trough A_2 i used the values in TIDA-01168 on Page 62. Ts = 1/48.828125 kHz
The results i got are for the buck:
w_cp1= 115048 rad/s = 18300Hz
w_cp0= 3662 rad/s = 582Hz
w_cz1= 750 rad/s = 120Hz
But how did TI calculated these values? Whats there compensation strategy? The Poles and Zero i calculated with the LM5170DESIGN-CALC.xlsx (avalible at TIs LM5170 page) are not even close the the values i reverse engineered. I'm looking for something like: Place w_cz1 at a fifth of the crossover frequency.
I would be realy thankfull for some help.
Kind regards,
Jochen Rohm
↧
↧
PMP4466: GND Problems
Part Number:PMP4466
Hello
We are having some problems in understanding the meaning of the second ground and why is the capacitor connected to both of these grounds ?!
↧
CCS/TIDA-01420: LMG3410RWHT driver forms very short fault impulses
Part Number:TIDA-01455
Tool/software: Code Composer Studio
Hey all,
We are trying to run TIDA-01455 which was produced by given reference design. We have connected it to LAUNCHXL-F28379D by twisted wires (photo below).
It works in common, but at the 200-250 V on the Udc bus, driver LMG3410RWHT starts sending fault signals to the controller.
Our first guess was interference and noise to fault wire but the oscilloscope has displayed this:
Cyan - muxed fault signal from all legs;
Green - fault signal phase U
Red - fault signal phase V
Yellow - fault signal phase W
PWM frequency is 100kHz, dead time 200us, current 0.5A, temperature 40-50 degrees Celsius.
According to the LMG3410RWHT datasheet, the fault reset time is 350us. Also, there is description: "LMG3410R070 provides 1) latched OCP option, by which the FET is shut off and held off until the fault is reset by either holding the IN pin low for more than 350 microseconds or removing power from VDD."
So, we have understood it in such a way that fault signal _shorter_ than 350 us is impossible. Is it correct?
But our tests showed that one leg generates 2us fault width, another 0.2us. Why? Also, we have connected the oscilloscope to fault signals of the driver of one leg directly (FLT_T and FLT_B pins at the output of the optocoupler) and have got the same picture - both switches (top and bottom) generate 0.2us faults simultaneously.
It looks like it is not noise or interference on our messy long interconnection wires - fault signal is clean and reproducible.
Why fault happens is an interesting question too, but the first question - is it a real fault? Why is signal so short? How to investigate the reason?
What we did:
1) Checked power supply on drivers during fault - it is ok;
2) Reproduced the problem several times - fault time and leg changes, but approximately it is 0.2-2us on average;
3) Connected more ground wires; twist PWM wires with the ground; twist fault wire with the ground;
↧
WEBENCH® Tools/WEBENCH-POWER-DESIGNER: Amplifier design tool replacement? Any updates?
Part Number:WEBENCH-POWER-DESIGNER
Tool/software: WEBENCH® Design Tools
Hi
Can you give any updates about the status of the op-amp designer tool? Is a replacement available for the tool that was taken offline? I would really appreciate having access to this tool again as it helps a lot in finding components and designing the supporting circuitry.
Best
Dieter
↧
TINA/Spice/LMG1210: TINA/LMG1210:
↧
↧
TINA/Spice/ISO224: Simulation problem "operation point not found"
Part Number:ISO224
Tool/software:TINA-TI or Spice Models
Hi,
I'm simulating a voltage to voltage and current circuit. With isolator ISO224 between INA and OPA. The whole flow is INA188->ISO224->OPA188->XTR305.
When I run DC simulation, it came out the problem "operation point not found" ,so I could not get the result.
Could you please tell me how I should modify it?
Thank you.
↧
TINA/Spice: Phase Error
Tool/software:TINA-TI or Spice Models
I am simulating the simplest of circuits - an RC filter. Tina Ti produces an incorrect phase measurement when using a sinewave input (as opposed to a cosine) that is off by 90 degrees. See the pictures below. The only way to obtain the correct answer (-45 degrees) is to choose the cosine waveform for VG1 instead of the sinewave. Normally, AC input signals are specified as sinewaves! Any ideas why Tina does this? The same simulation in MultiSim gives the correct answer for a sinewave input, so it would seem that it is not common to SPICE. Any ideas?
↧
I need an LTSpice models for some of the TI components, please!
↧
TINA/Spice/TPA6211A1: Using PSpice model for LTSpice
Part Number:TPA6211A1
Tool/software:TINA-TI or Spice Models
Hello modeling team,
One of our customer would like to use out TPA6211A1 model in LTSpice environment. We already have TINA-TI and PSpice models available in the product folder.
Question is: Do you know if there is a way to use PSpice model in LTSpice?
Thank you in advance for any information you can provide!
Best regards,
-Ivan Salazar
↧
↧
TINA/Spice/TPS53819A: TPS53819A Simulaiton mode has some problem of the output setpoing
Part Number:TPS53819A
Tool/software:TINA-TI or Spice Models
Hi，TI power expert:
When I do the simulation of TPS53819A using Pspice model, I set the output voltage 5volts, and the Feedback resistor is the same with webench, but the simulation results shows different, the volt is lower than 5V.
you can refer the schematic and simulation result in the attachment.
please help check the schematic and the model.
Thanks
Mark
↧
TINA/Spice/TPS53819A: TINA/Spice/TPS53819A simulation waveform problem(low shock in output ripple
Part Number:TPS53819A
Tool/software:TINA-TI or Spice Models
Hi, TI expert:
When use TPS53819 PSPICE models with CSD86360 PSPICE models, the output set to 5v, I found in steady state, there was a low frequency shock in the output ripple.
P12V is input, the output voltage is P5V, the schematic is below:
The stead state with 5A simulation as below:
↧
WEBENCH® Tools/UC3842: UC3842
↧